

Topstar Digital technologies Co.,LTD

Board name: MotherBoard Schematic
Project name: M42P
Version: VerB
Initial Date: Sep.22, 2007

- 02. System block & Index
- 03. PWR Block & Description
- 04. Notes & Annotations
- 05. Schematic Modify and History
- 54. CLOCK Distribution
- 55. Power Distribution
- 56. Power on & off Sequence
- 57. ACPI Mode Switch Timings
- 58. Power On Sequence & Reset Map

Topstar Confidential

Hardware drawing by:

Hardware check by:

EMI Check by:

Power drawing by:

Power check by:

Manager Sign by:




M42 SYSTEM BLOCK Ver:A



- 01 Title
- 02 System Block & Index
- 03 PWR Block & Description
- 04 Notes and Annotations
- 05 Schematic Model and History
- 06 CK505M(CY28516&ICSSLPR365)
- 07 PENRNYN CPU(HOST BUS)(tof 2)
- 08 PENRNYN CPU(PW&GND)(2 of 2)
- 09 CANTIGA (HOST)(1 of 6)
- 10 CANTIGA (Graphic)(2 of 6)
- 11 CANTIGA (DDRII)(3 of 6)
- 12 CANTIGA (DMI&CLK)(4 of 6)
- 13 CANTIGA (VSS&NCTF)(5 of 6)
- 14 CANTIGA (Power)(6 of 6)
- 15 DDR2 SODIMMO
- 16 DDR2 SODIMM1
- 17 DDR2 Series Termination
- 18 DDR2 Decoupling
- 19 NB8M PCIE
- 20 NB8M MEMORY1
- 21 NB8M MEMORY2
- 22 NB8M IO
- 23 LVDS&INVERTER CONN
- 24 VGA&SVIDEO&DC-IN
- 25 HDMI
- 26 ICH9_M(1 of 3)
- 27 ICH9_M(2 of 3)
- 28 ICH9_M(3 of 3)
- 29 SATA CONN(ODD&DVD)
- 30 Card Reader(UB6232 USB)
- 31 RC5832(1394&4IN1)(2 of 2)
- 32 EXPRESS CARD
- 33 PCIE MINI SLOT1
- 34 PCIE MINI SLOT2
- 35 LAN/POWER Connector
- 36 ALC662 AZALIA CODEC
- 37 MDC & BT & FAN & OTP
- 38 USB2.0 & TPM & Gsensor & LED Conn
- 39 KBC(W83L951ADG)
- 40 ADAPTER IN
- 41 BATTERY IN
- 42 +V3.3AL +V5AL
- 43 +V1.8/+V0.9S DDR
- 44 +V1.5S/+V1.0SS CHIPSET
- 45 +V1.25S IO/+V1.8GDDR POWER
- 46 BLank
- 47 NB8M GRAPHICS VCORE POWER
- 48 Power Good Logic/VOPE
- 49 +VCC_CORE
- 50 SYSTEM/DISCHARGE
- 51 SYS_I_Sense
- 52 CHARGER
- 53 THROUGH HOLE/EMI
- 54 ACPI mode switch timings
- 55 Clock Distribution
- 56 Power ON/OFF Timing
- 57 Power OnSequence & Reset Map
- 58 Power Distribution

M42 POWER BLOCK Ver:A

注意：
虚线表示电源电压信号。



TOPSTAR TECHNOLOGY			
Lucifer Jiang			
Page Name		PWR Block & description	
Size A3	Project Name	M42P	Rev B
Date:	Tuesday, February 26, 2008	Sheet	3 of 58
PROPERTY NOTE: this document contains information confidential and property to TOPSTAR and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of TOPSTAR			

Voltage Rails

+VDC	Primary DC system power supply(9V-19V)
+VCC_CORE	Core voltage for processor
+V1.5S	1.5V for CPU PLL
+V1.05S	1.05V for FSB VTT
+V0.9S	0.9V DDR2 Termination voltage
+V1.8	1.8V power rail for DDR2
+V3.3AL	3.3V always on power rail
+V3.3S	3.3V main power rail
+V5AL	5V for USB Device
+V5S	5V main power rail
+VGA_CORE	1.15V for GPU NB8M core voltage
+V1.25S	1.25V NB8M PCIE IO
+V1.8GDDR	1.8V GMEM

Board stack up description

PCB Layers	Trace Impedence:55ohm +/-15%(Default)
TOP	
GND	
IN1	
IN2	
VCC	
IN3	
GND	
Bottom	

USB Table

USB Port#	Function Description
0	Express Card
1	Finger
2	USB Port (on Main Board)
3	Mini PCIE Card(WLAN & ROBSON)
4	Mini PCIE Card(WLAN & ROBSON)
5	Bluetooth
6	USB CAMERA (On VGA Board)
7	USB Port (on I/O Board)
8	CARD Reader
9	USB Port (on I/O Board)

I2C SMB Address

Device	Address	Hex	Bus	Master
Clock Generator	1101 001x	D2	SMB_ICH_S	ICH9M
SO-DIMM0	1010 000x	A0	SMB_ICH_S	ICH9M
SO-DIMM1	1010 010x	A4	SMB_ICH_S	ICH9M
NEW CARD	Variable	Variable	SMB_ICH_S	ICH9M
PCIE Mini CARD	Variable	Variable	SMB_ICH_S	ICH9M
Smart Battery	0001 011x	16	I2C	W83L951ADG
CPU Thermal Sensor(ASC7525)	1001 100x	98	I2C	W83L951ADG

Power States/AC mode

Signal	SLP_S3#	SLP_S4#	SLP_S5#	+V*AL	+V*	+V*S	Clock
S0 (Full On)	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (STM)	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (STD)	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (SoftOff)	LOW	LOW	LOW	ON	OFF	OFF	OFF

Wake up Events

LID switch from EC
Power switch from EC

ns: Component marked "ns" is not stuff


This is a lead free project,all component must be LF







TOPSTAR TECHNOLOGY		TOPSTAR TECHNOLOGY	
Lucifer Jiang		Lucifer Jiang	
Page Name		NOTE	
Size A3	Project Name	M42P	Rev B
Date:	Tuesday, February 26, 2008	Sheet	4 of 58
PROPERTY NOTE: this document contains information confidential and property to TOPSTAR and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of TOPSTAR			

Schematic modify Item and history:



Cost Down list

2007-10-26 Ver A initial release
2007-12-28 Ver B release
1 P6 CLK C112 ns change to 18pf stuff for EMC issue
2 P7 Host clk CLK_CPU_BCLK (#) add far end diff termination as DG and intel FAE advised
3 P7 Thermal sensor7525 change to 75393
4 P8 BRACKET1 Mylarchange to bi-side sticky malyer
5 P9 CPU bracket holesupport hold change to esd protection type
6 P22 IFPCD_IOVDD_FBIFFCD_IOVDD_FB add circuit for voltage leakage issue
7 P23 CameraAdd camera_on control circuit
8 P24 CRTCS C9 C10 ns change to 22p stuff for vga emc issue
9 P25 HDMI EMCAdd common choke for HDMI emc issue
10 P27 spi bootR497 ns to stuff for boot from spi
11 P28 V1.5ALdelete for cost down
12 P32 EP_MYLAR1change as S42
13 P36 MIC1_JDMIC1_JD connect to sense B , reserved route to sense A
14 P36 Audio Jack esdD40 D41 D42 D43 change from bat54s to ESDPAD
15 P39 KBCADG change to DG
16 P39 CrystalDelete 32.768 crystal for no using
17 P39 KBC flashpull down reset# and test# for flash KBC
18 P39 "MCH_TSATN# EC_BKLT_PWM"swap these two pins for association with other cases





BI-DIRECTIONAL PROCESSOR HOT





NOTE


1. H_THERMDA/C线宽10 MILS,并配对走线, 然后再包地处理。



2. H_THERMDA/C走线远离19V及VGA或高速线走线


TOPSTAR TECHNOLOGY	
Page Name	Lucifer Jiang
Project Name	PENRYN(Hot Bus)
Rev	B
Date	Tuesday, February 26, 2008
Sheet	7 of 58
PROPERTY NOTE: This document contains information confidential and property to TOPSTAR and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of TOPSTAR	






Remove Integrated
Graphics circuits.























3


Layout note: Place one cap close to every 2 pullup resistors terminated to +V0.9S






















PANEL INTERFACE





+VDC 33,39,40,42,43,44,47,49,50,53
+V5AL 28,30,35,38,42,43,45,48,50
+V3.3AL 12,22,25,26,27,28,32,33,34,35,37,38,39,40,41,42,43,44,45,47,48,49,50,53
+V3.3S 6,7,12,14,15,16,18,21,22,25,26,27,28,29,32,33,34,35,36,37,38,39,44,45,47,48,49,50




TOPSTAR TECHNOLOGY			
Lucifer Jiang			
Page Name	LVDS&Inverter CONN		
Size C	Project Name	M42P	Rev B
Date	Tuesday, February 26, 2008	Sheet	23 of 58
PROPERTY NOTE: this document contains information confidential and property to TOPSTAR and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of TOPSTAR			

R = C
G = Y
B = NOT USED/BS
WHEN NOT USE, 75 OHM TO GND



Place close to VGA_CONN1



Video Board CONN



TOPSTAR TECHNOLOGY	
Lucifer Jiang	
Page Name	
VGA & SVIDEO & DCIN	
Size B	Project Name
	M42P
	Rev B
Date:	Tuesday, February 26, 2008
Sheet	24 of 58
PROPERTY NOTE: this document contains information confidential and property to TOPSTAR and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of TOPSTAR	

[illegible]

Note: The new RTCSRST# signal is used to reset the RTC registers used for the Intel Management Engine when the on-board battery is changed. The external capacitor and the external resistor between RTCSRST# and VccRTC were selected to create an RC time delay, such that RTCSRST# will go high some time after the battery voltage is valid. The RC time delay should be in the range of 18 ns to 25 ns. There must not be a jumper for RTCSRST# pin. The RTCSRST# does not impact the implementation of CMOS clearing.

Voltage Swing on RTCX1 pin should not exceed 1.0V.

CMOS Settings J1
Clear CMOS Short
Keep CMOS Open

If LAN interface is not used, this signal can be left as No Connect.







Checklist: the series termination RES of FERR#/IERR#/THERMTRIP# are 56/56/55ohm.




R177 NEEDS BE PLACE WITHIN 2" OF ICH9. R173 NEEDS BE PLACED WITHIN 2" OF R177 WITHOUT STUB

No stuff for SATA function


Same distance to the ICH
Close the ICH as possible


Reserved for GPU Codec application
By Johan 070123








		TOPSTAR TECHNOLOGY	
Page Name		Lucifer Jiang	
Title			
Size C	Project Name M42P	Rev B	
Date: Tuesday, February 28, 2006		Sheet 31 of 50	
<small>PROPERTY NOTE: this document contains information confidential and property to TOPSTAR and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of TOPSTAR</small>			





27,39,48 PM_SLP_S3# >> PM_SLP_S3#
21,27,39,50 PM_SLP_S4# >> PM_SLP_S4#

EC收到newcard present信号延迟5ms发reset信号




+V3.3SL300mA MAX R255 R0805 0 EXP_3.3V
+V3.3AL 275mA MAX R244 R0805 0 EXP_AUX_3.3V
+V1.5S 650mA MAX R240 R0805 0 EXP_1.5V






Note:Both the Power rail between the Resistor must be equal in width



Topstar®		TOPSTAR TECHNOLOGY	
Page Name		Lucifer Jiang	
Size A3		EXPRESS CARD	
Project Name		M42P	Rev B
Date:		Tuesday, February 26, 2008	Sheet 32 of 58
PROPERTY NOTE: this document contains information confidential and property to TOPSTAR and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of TOPSTAR			




+V3.3S 6,7,12,14,15,16,18,21,22,23,25,26,27,28,29,32,33,35,36,37,38,39,44,45,47,48,49,50
+V1.5S 8,14,28,32,33,36,44,45,48,50
+V3.3AL 12,22,23,25,26,27,28,32,33,35,37,38,39,40,41,42,43,44,45,47,48,49,50,53




+VDC 23,33,39,40,42,43,44,47,49,50,53
+V5AL 23,28,30,38,42,43,45,48,50
+V3.3AL 12,22,23,25,26,27,28,32,33,34,37,38,39,40,41,42,43,44,45,47,48,49,50,53
+V3.3S 6,7,12,14,15,16,18,21,22,23,25,26,27,28,29,32,33,34,36,37,38,39,44,45,47,48,49,50
Isense_SYSP 40,52


PWR LED/USB/Lan Connector





VerA:Change usb power and
usb_oc#6 place from LAN
board to MB.









VerA:Change the power decoupling CAP from MB
board to daughter board.



VerA:delete usb_oc#6 pin in the
LAN connector 071108





GAIN0	GAIN1	Av (inv)
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB



FAN Controller Circuit



+V1.05S 6,7,8,9,12,13,14,26,28,44,48,49,50
 +V3.3S 6,7,12,14,15,16,18,21,22,23,25,26,27,28,29,32,33,34,35,36,38,39,44,45,47,48,49,50
 +VSS 24,25,27,28,29,30,36,38,39,44,45,47,49,50
 +V3.3AL 12,22,23,25,26,27,28,32,33,34,35,36,38,39,40,41,42,43,44,45,47,48,49,50,53

MDC (Software MODEM)





For FAN&Heatsink use


FAN1_V=3.30V,Vfan=5V
 FAN1_V=2.65V,Vfan=4V
 FAN1_V=1.98V,Vfan=3V




VerA:Delete GMCIR_TEMP signal and components 071106




PCB1 R20 PCB
 PCB1 R20 PCB

		TOPSTAR TECHNOLOGY	
Page Name		Lucifer Jiang	
		MDC&BT/FANOTP	
Size C	Project Name	M42P	Rev B
Date: Tuesday, February 26, 2008		Sheet 37 of 58	
PROPERTY NOTE: This document contains information confidential and property to TOPSTAR and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of TOPSTAR			


Singal USB PORT




Touchpad Conn








Quick button Conn




TOPSTAR TECHNOLOGY	
Lucifer Jiang	
Page Name USB2.0&LED CONN&Qkey CONN	
Size A4	Project Name M42P
Date: Tuesday, February 26, 2008	Sheet 38 of 58
PROPERTY NOTE: this document contains information confidential and property to TOPSTAR and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of TOPSTAR	









Topstar®		TOPSTAR TECHNOLOGY	
Page Name		Lucifer Jiang	
Size A3		BATTERY IN	
Project Name		M42P	
Date: Tuesday, February 26, 2008		Sheet 41 of 58	
Rev B		PROPERTY NOTE: this document contains information confidential and property to TOPSTAR and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of TOPSTAR	



del 6263 circuit,070428


		TOPSTAR TECHNOLOGY	
		Lucifer Jiang	
Page Name		BLANK	
Size B	Project Name M42P		Rev B
Date: Tuesday, February 26, 2008		Sheet 46 of 58	
PROPERTY NOTE: this document contains information confidential and property to TOPSTAR and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of TOPSTAR			




The schematic diagram illustrates the power management section of the board. It features a vertical bus connected to the MAIN_PWROK pin of the R0402 component. The bus is also connected to a 10K resistor labeled R0402. The following signals are connected to the bus:

- 44 CHIPPWROK**: Connected to the bus via a 1K resistor labeled R0402 and a pull-up resistor labeled PR170.
- 43 V1_8_PWROK**: Connected to the bus via a 1N4148WS diode (SOD323) with cathode to the bus and anode to the signal.
- 27,39,45 PM_RSMRST#**: Connected to the bus via a 1N4148WS diode (SOD323) with cathode to the bus and anode to the signal.
- 27,32,39 PM_SLP_S3#**: Connected to the bus via a 1N4148WS diode (SOD323) with cathode to the bus and anode to the signal. The signal line also passes through a 1K resistor labeled R544 and a pull-up resistor labeled R0402. A capacitor labeled C469 (0.1uF/10V_X7R, C0402) is connected to ground.
- 47 NVVDD_PWROK**: Connected to the bus via a 1N4148WS diode (SOD323) with cathode to the bus and anode to the signal.


A note at the top of the diagram states: "Delete IO_PWROK 1108 Steven".




- V3_3S 6, 7, 12, 14, 15, 16, 18, 21, 22, 23, 25, 26, 27, 28, 29, 32, 33, 34, 35, 36, 37, 38, 39, 44, 45, 47, 49, 50
- V5AL 23, 28, 30, 35, 38, 42, 43, 45, 50
- V3_3AL 12, 23, 25, 26, 27, 28, 32, 33, 34, 35, 37, 38, 39, 40, 41, 42, 43, 44, 45, 47, 49, 50, 53
- V1_0S5 6, 7, 8, 9, 12, 13, 14, 26, 28, 37, 44, 49, 50
- V1_5S 8, 14, 28, 32, 33, 34, 36, 44, 45, 50
- VCC_CORE 8, 49
- V1_8 12, 13, 14, 15, 16, 43, 45, 50
- AD+ 24, 40, 41
- VGA_CORE 18, 47










IMVP_VI Test Debug




Topstar®		TOPSTAR TECHNOLOGY	
Page Name		Lucifer Jiang	
Size		+VCC_CORE	
A3	Project Name	M42P	Rev B
Date: Tuesday, February 26, 2008		Sheet 49 of 58	
PROPERTY NOTE: this document contains information confidential and property to TOPSTAR and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of TOPSTAR			




SYS_CURRENT	SYS_I_Sense	SYS_I_Trip
>3.6A	>1.8V	High
<3A	<1.5V	Low




C0 to C3 to C0 Timings




C0 to C4 to C0 Timings



C0 to C2 to C0 Timings




S0 to S3 to S0 Timings




topstar		TOPSTAR TECHNOLOGY	
		Lucifer Jiang	
Page Name			
ACPI Mode Switch Timings			
Size	Project Name	M42P	Rev
B			B
Date: Tuesday, February 26, 2008			
Sheet 54 of 58			
PROPERTY NOTE: this document contains information confidential and property to TOPSTAR and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of TOPSTAR			


CLOCK Distribution:



CY28548_TSSOP-56P

ADAPTER MODE





Note:
 *A:For adapter in
 *B:For battery only
 * :For all

Timing diagram for the S5/S6 transition. The diagram shows the relationship between various signals and the S5/S6 transition. Key signals include STPCLES, SUS_STAT#, STP_PC1#, PCIRST#, PCIRST#, SLP_S34 (input to EC), SLP_S44 (input to EC), IMVP_ON (EC Output), IMVP_FWBK (ISLA260 Output), MAIN_FWBK, PM_ICH_FWBK (ICH Input), V0_S6_ON (EC Output), V1_R_ON (EC Output), V1_S6_ON (EC Output), V1_O5_ON (EC Output), MAIN_ON (EC Output), V03_38, +V55, +V1_55, +V1_O55, +V2_5, +V0_98, +V1_25s, +V0A_CODE, ALWAYS_ON (EC Output), and RMRST# (EC Output). The diagram shows that the S5/S6 transition occurs after a series of events, including the assertion of STP_PC1# and the deassertion of SUS_STAT#. The transition is also influenced by the state of V03_38, +V55, +V1_55, +V1_O55, +V2_5, +V0_98, +V1_25s, +V0A_CODE, and ALWAYS_ON. The transition is marked by a vertical line labeled S5/S6. The diagram also shows the timing of the S5/S6 transition relative to the S5/S6 transition. The diagram is labeled G3.

POWER Distribution

